HEER HOME | SEARCH HEER | SHOP | WEB ACCOUNT | CONTACT HEER



Membership Publica	ations/Services Standards Conferences Careers/Jobs
<u>lee</u>	Welcome United States Patent and Trademark Office
Help FAQ Terms IEE	E Peer Review Quick Links » S
Versome to BEES Virious  - Home - What Can I Access? - Lag-out	Your search matched <b>0</b> of <b>1053485</b> documents.  A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Relevant Descending</b> order. <b>Refine This Search:</b>
fables of Colleges	You may refine your search by editing the current search expression or ente new one in the text box.
O- Journals & Magazines O- Conference	memory and chalcogenide <and>vertical transistor  Check to search within this result set</and>
Proceedings  - Standards	Results Key:  JNL = Journal or Magazine CNF = Conference STD = Standard
C- By Author C- Basic C- Advanced	Results: No documents matched your query.
Membrascryces  - Join IEEE  - Establish IEEE  Web Account	
O- Access the IEEE Member Digital Library	
O- Access the IEEE Enterprise File Cabinet	

Print Format

Herne | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help. | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

## **Refine Search**

## Search Results -

Terms	Documents
L18 and "vertical transistor"	1

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L19

Database:

Recall Text 👄	Clear	Interrupt

## Search History

DATE: Wednesday, July 21, 2004 Printable Copy Create Case

Set Name Query side by side	Hit Count Set Name result set	
DB=USPT; PLUR=YES; OP=OR		
<u>L19</u> L18 and "vertical transistor"	1	<u>L19</u>
<u>L18</u> L2 and (antimony or tellurium)	28	<u>L18</u>
DB=TDBD; $PLUR=YES$ ; $OP=OR$		
<u>L17</u> L16	0	<u>L17</u>
DB=DWPI; $PLUR=YES$ ; $OP=OR$		
<u>L16</u> L15	0	<u>L16</u>
DB=JPAB; $PLUR=YES$ ; $OP=OR$		
<u>L15</u> L14	0	<u>L15</u>
DB=EPAB; PLUR=YES; OP=OR		
<u>L14</u> L13	0	<u>L14</u>
DB=PGPB; PLUR=YES; OP=OR		
<u>L13</u> L12	0	<u>L13</u>
DB=USOC; PLUR=YES; OP=OR		
<u>L12</u> L11	0	<u>L12</u>
		_

DB=USP	T; PLUR=YES; OP=OR		
<u>L11</u> L	10 and "vertical transistor"	0	<u>L11</u>
<u>L10</u> m	nemory and chalcognide	4	<u>L10</u>
DB=TDBD; PLUR=YES; OP=OR			
<u>L9</u> L	.8	0	<u>L9</u>
DB=DWPI; PLUR=YES; OP=OR			
<u>L8</u> L	.7	0	<u>L8</u>
DB=JPA	B; PLUR=YES; OP=OR		
<u>L7</u> L	.6	0	<u>L7</u>
DB=EPAB; PLUR=YES; OP=OR			
<u>L6</u> L	.5	0	<u>L6</u>
DB=PGP	PB; PLUR=YES; OP=OR		
<u>L5</u> L	.4	0	<u>L5</u>
DB=USOC; PLUR=YES; OP=OR			
<u>L4</u> L	3	0	<u>L4</u>
DB = USP	T; PLUR=YES; OP=OR		
<u>L3</u> L	2 and "vertical transistor"	2	<u>L3</u>
<u>L2</u> "t	first wiring" and "second wiring" and memory	931	<u>L2</u>
<u>L1</u> 6	740921	1	<u>L1</u>

## END OF SEARCH HISTORY